General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some
 of the material. However, it is the best reproduction available from the original
 submission.

Produced by the NASA Center for Aerospace Information (CASI)

(NASA-C9-166549) BCH CODES FOR LARGE IC BANDOM-ACCESS MEMORY SYSTEMS Final Report (Hawaii Univ., Honolulu.) 28 p HC A03/MF A01 CSCL 09B

N84-27460

Unclas G3/61 13636

BCH Codes for Large IC Random-Access Memory Systems

Shu Lin
Department of Electrical Engineering
University of Hawaii
Honolulu, Hawaii 96822

Daniel J. Costello, Jr.
Department of Electrical Engineering
Illinois Institute of Technology
Chicago, Illinois 60616

Final Report

Phase I

NASA Grant NAG 2-202



June, 1983



1. Introduction

The Bose, Chaudhuri and Hocquenghem (BCH) codes form a large class of random-error correcting cyclic codes [1-4]. For any positive integers m (m \geq 3) and t (t < 2^{m-1}), there exists a binary t-error-correcting BCH code of length n = 2^m-1 and no more than mt parity-check bits. BCH codes or shortened BCH codes are widely used for error control in data storage and communication systems. In this report, we present some shortened BCH codes for possible applications to large IC random-access memory systems. These codes are given by their parity-check matrices. Encoding and decoding of these codes are discussed.

2. Encoding a. | Decoding of Linear Block Codes

An (n, k) linear block code is specified by either a $k \times n$ generator matrix G or an $(n-k)\times k$ parity-check matrix H. In systematic form, the generator and parity-check matrices have the following forms:

and

$$H = [I_{n-k}^{P^{T}}]$$

$$= \begin{bmatrix}
1 & 0 & 0 & \cdots & 0 & b_{00} & b_{10} & \cdots & b_{k-1,0} \\
0 & 1 & 0 & \cdots & 0 & b_{01} & b_{11} & \cdots & b_{k-1,1} \\
\vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots \\
0 & 0 & 0 & \cdots & 1 & b_{0,n-k-1} & b_{1,n-k-1} & \cdots & b_{k-1,n-k-1} \\
\end{bmatrix}$$

$$\downarrow I_{n-k}$$

$$(2)$$

where P^T denotes the transpose of P. Encoding can be performed based on either the generator or the parity-check matrices. However, decoding (syndrome computation) is normally done based on the parity-check matrix. In some applications, such as applications to IC random-access memory systems, it is preferred that both encoding and decoding are based on the parity-check matrix.

Consider a systematic (n, k) code with parity-check matrix given by (2). Let $\overline{m} = (m_0, m_1, \dots, m_{k-1})$ be the message to be encoded. The corresponding codeword is

$$\overline{v} = (v_0, v_1, \dots, v_{n-1})$$

$$= (v_0, v_1, \dots, v_{n-k-1}, m_0, m_1, \dots, m_{k-1})$$
(3)

where the k rightmost bits are identical to the k message bits and the n-k leftmost bits are the parity-check bits. The parity-check bits can be obtained from the parity-check matrix H by using the following theorem: A vector $\overline{\mathbf{v}}$ is a codeword if and only if $\overline{\mathbf{v}} \cdot \mathbf{H}^T = \overline{\mathbf{0}}$. From (2) and (3), the n-k parity-check bits are given by the following n-k parity-check equations:

$$v_{0} = m_{0}b_{00} + m_{1}b_{10} + \cdots + m_{k-1}b_{k-1,0}$$

$$v_{1} = m_{0}b_{01} + m_{1}b_{11} + \cdots + m_{k-1}b_{k-1,1}$$

$$\vdots$$

$$v_{n-k-1} = m_{0}b_{0,n-k-1} + m_{1}b_{1,n-k-1} + \cdots + m_{k-1}b_{k-1,n-k-1}$$

$$(4)$$

where the coefficients b_{ij} 's are the entries of the parity-check matrix H. Hence, each parity bit is a linear sum of the message bits. An encoder which accepts k message bits in parallel and forms the n-k parity bits in parallel is shown in Figure 1.

Let $\overline{r} = (r_0, r_1, \dots, r_{n-1})$ be the vector received from a communication system (or read from a memory system). Due to channel or memory noise, \overline{r} may differ from the word \overline{v} transmitted (or stored) and hence \overline{r} may contain errors. The difference between the received word \overline{r} and the transmitted word \overline{v} is defined as the vector sum

$$\overline{e} = (e_0, e_1, \dots, e_{n-1})$$

$$= \overline{r} + \overline{v}$$

$$= (r_0 + v_0, r_1 + v_1, \dots, r_{n-1} + v_{n-1})$$
(5)

where $r_i + v_i$ is the modulo-2 sum of r_i and v_i . We see that

$$e_{i} = \{ \begin{array}{ccc} 0, & \text{if } r_{i} = v_{i} \\ 1, & \text{if } r_{i} \neq v_{i} \end{array} \}$$

The vector e is called the error vector (or error pattern), the ones in e indicate errors. From (5), we have

$$\overline{r} = \overline{v} + \overline{e} . \tag{6}$$

The receiver does not know either \overline{v} or \overline{e} . Upon receiving \overline{r} , the decoder must first determine whether \overline{r} contains errors. If the presence of errors is detected, the decoder takes actions to locate and correct the errors.

Error detection is carried out by computing the <u>syndrome</u> of the received word \overline{r} which is defined as follows:

$$\overline{s} = (s_0, s_1, \dots, s_{n-k-1})$$

$$= \overline{r} \cdot H^T .$$
(7)

If $\overline{s} = \overline{0}$, \overline{r} is a codeword. In this case the decoder assumes that \overline{r} is error-free and accepts it. If $\overline{s} \neq \overline{0}$, \overline{r} is not a codeword and the presence of errors is detected. From (2) and (7), the n-k syndrome bits are given by the following n-k syndrome equations:

$$s_{0} = r_{0} + r_{n-k} b_{00} + r_{n-k+1} b_{10} + \cdots + r_{n-1} b_{k-1,0}$$

$$s_{1} = r_{1} + r_{n-k} b_{01} + r_{n-k+1} b_{11} + \cdots + r_{n-1} b_{k-1,1}$$

$$\vdots$$
(8)

 $s_{n-k-1} = r_{n-k-1} + r_{n-k} b_{0,n-k-1} + r_{n-k+1} b_{1,n-k-1} + \cdots + r_{n-1} b_{k-1,n-k-1}$

From (8), we see that the syndrome \overline{s} is simply the vector sum of the received parity bits $(r_0, r_1, \cdots, r_{n-k-1})$ and the parity bits recomputed from the received message bits $r_{n-k}, r_{n-k+1}, \cdots, r_{n-1}$. Therefore, the syndrome can be formed by a circuit similar to the encoding circuit. A syndrome circuit consisting of a replica of encoding circuit is shown in Figure 2.

Example 1: Consider the (7,4) linear code which is specified by the following parity-check matrix

The three parity-check bits are given by the following parity-check equations:

$$v_0 = m_0 + m_2 + m_3$$
,
 $v_1 = m_0 + m_1 + m_2$,
 $v_2 = m_1 + m_2 + m_3$.

A parallel encoding circuit is shown in Figure 3. Let $\overline{r} = (r_0, r_1, r_2, r_3, r_4, r_5, r_6)$ be the vector received or read from a memory system. The bits b_0 , b_1 and b_2 are the received parity bits; the bits r_3 , r_4 , r_5 and r_6 are the received message bits. The 3 syndrome bits are given by the following 3 syndrome equations:

$$s_0 = \begin{bmatrix} r_0 \\ s_1 \\ s_2 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_3 \\ + r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_3 \\ + r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_3 \\ + r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_3 \\ + r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_3 \\ + r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_3 \\ + r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_3 \\ + r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_3 \\ + r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_3 \\ + r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_3 \\ + r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_3 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_4 \\ r_5 \\ + r_4 \end{bmatrix} + \begin{bmatrix} r_4 \\ r_5 \\ + r_4 \end{bmatrix} + \begin{bmatrix} r_5 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_4 \\ r_5 \\ + r_4 \end{bmatrix} + \begin{bmatrix} r_5 \\ r_4 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_5 \\ r_5 \\ + r_5 \end{bmatrix} + \begin{bmatrix} r_5 \\ r_5 \\ +$$

A syndrome circuit is shown in Figure 4.

There are 2^n possible error patterns. However, every (n, k) linear code is capable of correcting 2^{n-k} error patterns which are called the <u>correctable</u> error patterns. There exists a <u>one-to-one correspondence</u> between a correctable error pattern and an(n-k)-bit syndrome \overline{s} [1-4]. A table can be set up to show this correspondence. The table consists of 2^{n-k} correctable error patterns and their corresponding syndromes as shown in Figure 5. This table can be used for decoding. The decoding consists of three steps:

Step 1. Compute the syndrome \overline{s} of the received word \overline{r} , $\overline{s} = \overline{r} \cdot H^{T}.$

Step 2. From the table, determine the error pattern e which corresponds to the syndrome computed in Step 1.
Then e is assumed to be the error pattern caused by the noise.

Step 3. Decode the received word \overline{r} into the codeword $\overline{v} = \overline{r} + \overline{e}$. The above decoding scheme is called table-lookup decoding. The association of the syndrome to an error pattern can be implemented with either a combinational logic circuit or a read-only memory (ROM). A general decoder based on the table-lookup scheme is shown in Figure 6. The table-lookup decoder is fast in decoding speed, however its complexity grows exponentially with n-k (or with the number of error patterns to be corrected, 2^{n-k} of them). For large n-k, this decoder becomes impractical. However, if n-k is not too large and if we do not intend to correct all the 2^{n-k} correctable error patterns, the table-lookup decoding can be implemented practically.

If a (n, k) linear code with minimum distance d is used for random error correction, then all the error patterns with $t = \lfloor \frac{d-1}{2} \rfloor$ or fewer errors are correctable, i.e., the code is capable of correcting t or fewer errors in the received word [1-4]. The number of these error patterns is

$$\binom{n}{0} + \binom{n}{1} + \cdots + \binom{n}{t}$$
,

which is in general much smaller than 2^{n-k} for large n-k. However these are the error patterns which are most likely to occur. If we only intend to correct these most probable error patterns, we may set up a decoding table which only shows the correspondence between these error patterns and their syndromes. The decoding is then carried out as follows:

- Step 1. Compute the syndrome \overline{s} of the received word \overline{r} .
- $\frac{\text{Step 2}}{\text{pattern of t or fewer errors}}$. Check whether the syndrome $\frac{1}{5}$ corresponds to an error
- Step 3. If the syndrome s corresponds to an error pattern e of t or fewer errors, then the received word \overline{r} is decoded into the codeword $\overline{v} = \overline{r} + \overline{e}$.
- Step 4. If the syndrome s does not correspond to an error pattern of t or fewer errors, errors are detected. In this case, either a retransmission or a re-read from the memory system is requested.

For moderate n and small t (say t = $1 \sim 5$), the above modified table-lockup decoding can be practically implemented and results in a fast decoder which is

desired in large IC random-access memory systems.

BCH Codes 3.

For any positive integers $m(m \ge 3)$ and $t(t < 2^{m-1})$, there exists a binary BCH code with the following parameters:

Length:

 $n = 2^{m} - 1$.

Number of parity bits: $n - k \le mt$,

Minimum distance:

d = 2t + 1.

This code is capable of correcting all the error patterns of t or fewer errors, and is called a t-error-correcting BCH code. The code is cyclic and is uniquely specified by a generator polynomial $\overline{g}(x)$ of degree n-k [1-4]. Let $\overline{v} = (v_0, v_1, \dots, v_{n-1})$ be a binary vector. Let $\overline{v}(x) = v_0 + v_1 x + \dots + v_{n-1} x^{n-1}$ be a binary polynomial corresponding to \overline{v} . Clearly $\overline{v}(x)$ is a polynomial of degree n-1 or less. For a cyclic code with generator polynomial $\overline{g}(x)$, a vector \overline{v} is a codeword if and only if its corresponding polynomial $\overline{v}(x)$ is divisible by $\overline{g}(x)$, i.e., a multiple of $\overline{g}(x)$.

Let $GF(2^m)$ be a Galois field of 2^m elements. Let α be a primitive element in $GF(2^m)$. Then the generator polynomial $\overline{g}(x)$ of a binary primitive t-errorcorrecting BCH code of length $n = 2^{m}-1$ is the lowest-degree polynomial with binary coefficients which has

$$\alpha$$
, α^2 , ..., α^{2t}

as roots, i.e., $g(\alpha^{i}) = 0$ for $i = 1, 2, \dots, 2t$. Generator polynomials of binary primitive BCH codes of length up to n = 1023 are given by Lin and Costello [4].

Example 2: For m = 7 and t = 2, there exists a double-error-correcting BCH code of length $n = 2^7 - 1 = 127$ and 14 parity bits. Hence it is a (127,113) code. Its generator polynomial is

$$\overline{g}(x) = x^{14} + x^9 + x^8 + x^6 + x^5 + x^4 + x^2 + x + 1.$$

Encoding of a BCH code is normally performed in serial manner using a shift register with feedback connections based on its generator polynomial. However in some applications, parallel encoding is preferred. For parallel encoding, we need to determine the parity-check matrix H. Dividing x^{n-k+1} by the generator polynomial $\overline{g}(x)$ for $i=0,1,2,\cdots,k-1$, we obtain

$$x^{n-k+i} = \overline{a}_i(x)\overline{g}(x) + \overline{b}_i(x)$$
,

where $\overline{b}_{i}(x)$ is the remainder with the following form

$$\overline{b_i}(x) = b_{i0} + b_{i1}x + \cdots + b_{i,n-k-1}x^{n-k-1}$$
.

Then the parity-check matrix in systematic form is given below:

$$H = \begin{bmatrix} 1 & 0 & 0 & \cdots & 0 & b_{00} & b_{10} & \cdots & b_{k-1,0} \\ 0 & 1 & 0 & \cdots & 0 & b_{01} & b_{11} & \cdots & b_{k-1,1} \\ \vdots & \vdots & \ddots & \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & 0 & \cdots & 1 & b_{0,n} & \vdots & 1 & b_{1,n-k-1} & \cdots & b_{k-1,n-k-1} \end{bmatrix}$$

Example 3: For m = 4 and t = 2, there exists a (15,7) double-error-correcting BCH code with generator polynomial

$$\overline{g}(x) = x^8 + x^7 + x^6 + x^4 + 1$$
.

Dividing x^{8+i} by $\overline{g}(x)$ for $i = 0, 1, \dots, 6$, we obtain $\overline{b}_0(x) = 1 + x^4 + x^6 + x^7$, $\overline{b}_1(x) = 1 + x + x^4 + x^5 + x^6$, $\overline{b}_2(x) = x + x^2 + x^5 + x^6 + x^7$, $\overline{b}_3(x) = 1 + x^2 + x^3 + x^4$, $\overline{b}_4(x) = x + x^3 + x^4 + x^5$,

$$\overline{b}_5(x) = x^2 + x^4 + x^5 + x^6,$$
 $\overline{b}_6(x) = x^3 + x^5 + x^6 + x^7.$

The parity-check matrix is given by

In system design, if a code of suitable natural length n or suitable number k of message digits cannot be found, it may be desirable to shorten a code to meet the requirements. Let C be an (n, k) linear block code with parity-check matrix $H = [I_{n-k} \ P^T]$, where P^T is an (n-k) matrix. If we delete ℓ columns from P^T with $0 \le \ell \le k$, we obtain an $(n-k)x(n-\ell)$ parity-check matrix $H_{\ell} = [I_{n-k} \ P_{\ell}^T]$. This matrix H_{ℓ} generates an $(n-\ell, k-\ell)$ linear code which is called a shortened code of C. Any shortened code of C has at least the same error-correcting capability as the original code C [1-4].

4. Shortened BCH Codes for Table Look-Up Decoding

In Table 1, we give a list of 8 shortened BCH codes which have been constructed for fast syndrome computation and table look-up decoding. Four of these codes have $d_{\min} = 6$, while the other four have $d_{\min} = 8$. For all but the (45, 32) code with $d_{\min} = 6$ and the (86, 64) ccde with $d_{\min} = 8$, the max-

imum number of 1's in any row of the H matrix is either equal to or slightly less than a power of 2. This minimizes the number of logic levels needed to compute the syndrome, assuming a two-input exclusive-or gate tree-like implementation. In addition, the number of 1's in each row of the H matrix is either equal to, or nearly equal to, the average number. This facilitates a fast parallel computation of the syndrome bits. Although we have not done an exhaustive search, we feel that the codes listed in Table 1 are nearly optimal with respect to minimizing the total number of 1's in the H matrix.

The construction procedure followed was essentially a trial-and-error approach. A summary description of the construction procedure for the $d_{\min} = 6$ codes now follows.

Consider the (127, 113) $d_{\min} = 5$ BCH code, which has generator polynomial $\overline{p}(x) = (1 + x^3 + x^7)(1 + x + x^2 + x^3 + x^7)$. Let $\overline{g}(x) = (1 + x)\overline{p}(x) = 1 + x^3 + x^4 + x^7 + x^8 + x^{10} + x^{14} + x^{15}$. Then $\overline{g}(x)$ generates a (127, 112) $d_{\min} = 6$ code. Dividing $x^{n-k+1} = x^{15+i}$ by $\overline{g}(x)$ for $i = 0, 1, 2, \dots, 111$, we obtain

$$x^{15+i} = \overline{a}_{i}(x) + \overline{b}_{i}(x)$$

where the remainder $\overline{b}_{i}(x)$ has the following form:

$$\overline{b}_{i}(x) = b_{i0} + b_{i1}x + \cdots + b_{i,14}x^{14}$$
.

Then the parity-check matrix for the (127, 112) d_{min} = 6 code is given by:

$$H = [I_{15 \times 15} P^{T}] = \begin{bmatrix} 1 & 0 & 0 & \cdots & 0 & b_{00} & b_{10} & b_{20} & \cdots & b_{111,0} \\ 0 & 1 & 0 & \cdots & 0 & b_{01} & b_{11} & b_{21} & \cdots & b_{111,1} \\ 0 & 0 & 1 & \cdots & 0 & b_{02} & b_{12} & b_{22} & \cdots & b_{111,2} \\ \vdots & \vdots \\ 0 & 0 & 0 & \cdots & 1 & b_{0,14} & b_{1,14} & b_{2,14} & \cdots & b_{111,14} \end{bmatrix}$$

,

By deleting an appropriate set of 48 columns from the H matrix above, we obtained a 15×79 matrix H_1 , which is the parity-check matrix of a (79, 64) $d_{min} = 6$ linear code. The matrix H_1 is shown in Fig. 7. (In order to conserve space, the matrix is given in octal notation.) Let $w(h_1)$ denote the number of 1's in the ith row of the matrix H_1 . From Fig. 7 we see that:

$$w(h_0) = 30$$
, $w(h_1) = 30$, $w(h_2) = 30$, $w(h_3) = 31$, $w(h_4) = 31$
 $w(h_5) = 30$, $w(h_6) = 31$, $w(h_7) = 30$, $w(h_8) = 30$, $w(h_9) = 30$
 $w(h_{10}) = 30$, $w(h_{11}) = 30$, $w(h_{12}) = 30$, $w(h_{13}) = 30$, $w(h_{14}) = 30$
 $w(h_1) < 2^5 = 32$.

By deleting 32 columns from the matrix H_1 , we obtained a 15×47 matrix H_2 , which is the parity-check matrix of a (47, 32) $d_{\min} = 6$ linear code. The matrix H_2 is shown in Fig. 8. From Fig. 8 we see that:

and

and

and

$$w(h_0) = 15$$
, $w(h_1) = 15$, $w(h_2) = 15$, $w(h_3) = 13$, $w(h_4) = 15$
 $w(h_5) = 15$, $w(h_6) = 15$, $w(h_7) = 15$, $w(h_8) = 14$, $w(h_9) = 15$
 $w(h_{10}) = 15$, $w(h_{11}) = 14$, $w(h_{12}) = 15$, $w(h_{13}) = 15$, $w(h_{14}) = 15$
 $w(h_1) < 2^4 = 16$.

Deleting 16 columns from H_2 results in a 15×31 matrix H_3 , which is the parity-check matrix of a (31, 16) $d_{\min} = 6$ linear code, and is shown in Fig. 9. From Fig. 9 we see that:

$$w(h_0) = 7$$
, $w(h_1) = 7$, $w(h_2) = 8$, $w(h_3) = 7$, $w(h_4) = 6$
 $w(h_5) = 7$, $w(h_6) = 7$, $w(h_7) = 7$, $w(h_8) = 8$, $w(h_9) = 7$
 $w(h_{10}) = 7$, $w(h_{11}) = 8$, $w(h_{12}) = 7$, $w(h_{13}) = 7$, $w(h_{14}) = 7$
 $w(h_1) \le 2^3 = 8$.

Note that every column in the matrices ${\rm H_1},~{\rm H_2}$ and ${\rm H_3}$ contains an odd number of 1's.

We also constructed a (45, 32) $d_{min} = 6$ code from the (63, 51) $d_{min} = 5$ BCH code, whose generator polynomial is given by $\overline{p}(x) = (1 + x + x^6)(1 + x + x^6)$

 $x^2 + x^4 + x^5$), by multiplying $\overline{p}(x)$ by (x + 1) and then following the same procedure described above. The number of 1's in some rows of the parity-check matrix H_4 obtained in this case exceeds $2^4 = 16$, however. The parity-check matrix H_4 of the (45, 32) $d_{\min} = 6$ code is shown in Fig. 10. From Fig. 10 we see that:

$$w(h_0) = 17$$
, $w(h_1) = 18$, $w(h_2) = 16$, $w(h_3) \cdot 17$, $w(h_4) = 17$
 $w(h_5) = 18$, $w(h_6) = 17$, $w(h_7) = 16$, $w(h_8) = 18$, $w(h_9) = 17$
 $w(h_{10}) = 16$, $w(h_{11}) = 18$, $w(h_{12}) = 16$.

The construction procedure for the d_{\min} = 8 codes is similar to that described above for the d_{\min} = 6 codes. The parity-check matrices are shown in figures 11-14.

The most efficient $d_{\min} = 6$ code in terms of minimizing the number of parity-check bits is the (45, 32) code. This code is capable of correcting all double error patterns and detecting all triple error patterns. A computer analysis of all weight 4 error patterns has been performed for this code. We have found that out of $\binom{45}{4} = 148,995$ weight 4 error patterns, only 28,485 are undetectable, i.e., they have the same syndrome as a correctable error pattern. Hence

$$1 - \frac{28,485}{148,995} = 1 - .19118 = 80.882\%$$


of the weight 4 error patterns are detectable for this code. We have also included as an Appendix to this report a 38 page computer printout of the decoding table for this code. Listed are the syndromes and their corresponding coset leaders for the

$$\binom{45}{1}$$
 + $\binom{45}{2}$ = 45 + 990 = 1035

correctable error patterns. The remaining syndromes for the detectable error patterns are not listed.

REFERENCES

- 1. E.R. Berlekamp, Algebraic Coding Theory, McGraw-Hill, New York, 1968.
- 2. W.W. Peterson and E.J. Weldon, Jr., <u>Error-Correcting Codes</u>, Second Edition, MIT Press, Cambridge, Massachusetts, 1972.
- 3. F.J. MacWilliams and N.J.A. Sloane, The Theory of Error-Correcting Codes, North-Holland, Amsterdam, 1977.
- 4. S. Lin and D.J. Costello, Jr., Error Control Coding: Fundamentals and Applications, Prentice-Hall, New Jersey, 1982.



A Parallel Encoding Circuit for an (n, k) Linear Systematic Code Fig. 1




Fig. 2 A Syndrome Circuit for an (n, k) Linear Systematic Code





Figure 3






Fig. 5 A Table-Lookup Decoding Table




Fig. 6 General decoder for a linear block code

TABLE 1.

PARAMETERS OF A LIST OF SHORTENED BCH CODES

Number er row								
Maximum Number of 1's per row	31	15	80	18	80	16	34	20
Average Number of 1's per row	30.2	14.7	7.1	17	7	13.8	31	27
Total Number of 1's in H	453	221	107	221	133	263	683	675
dmin	9	9	9	9	80	80	80	œ
n-k	15	15	15	13	19	19	22	25
n k	64	32	16	32	16	32	64	64
r	79	47	31	45	35	51	98	68

0	0	4	4	0	0	4	4	0	4	0	0	0	4	4
7	7	S	0	7	8	-	9	S	0	4	7	7	-	4
S	23	4	9	7	0	-	S	7		4	7	7	2	7
9	S	9	S	4	4	7	S	0	2	S	2	23	М	m
S	9	7	(1	0	0	4	7	9	3	0	0	0	4	3
-	4	9	9	7	S	7	4	8	S	3	7	0	4	8
7	2	S	0	7	7	S	0	ы	4	4	7	7	0	9
	0	4	7	2	ß	9	2	0	0	5	9	3	S	3
9	8	-	2	3		4	0	9	7	2	7	1	4	4
4	9	3	2	9	3	2	2	1	0	4	2	2	2	1
7	7	0	2	7	1	2	2	0	4	4	3	4	3	7
4	9	ъ	2	2	S	9	3	1	4	2	1	4	2	1
0	0	4	9	33	7	4	9	7	8	2	7	2	7	-
2	3	1	0	9	7	3	S	2	1	2	S	4	4	4
0	4	9	3	S	7	F4:	0	4	9	7	7	3	1	0
ю	1	0	7	0	0	4	1	33	2	1	0	4	7	9
4	2	7	4	7	1	4	7	1	4	2	S	2	1	0
7	0	1	2	3	2	7	2	2	7	0	4	7	7	4
0	0	4	9	7	7	7	М	2	9	7	7	3	1	0
2	3	0	0	4	7	7	4	7	М	4	2	0	S	67
4	7	2	2	-	0	0	0	0	0	4	9	7	8	-
9	3	1	4	9	1	0	4	4	2	2	0	0	2	15
						1	1 _{15×15}							

Fig. 7 Parity-check matrix of a (79,64) $d_{min} = 6$ code

I_{15×15}

Fig. 8 Parity-check matrix of a (47,32) $d_{min} = 6$ code

						_		
		_						
		2	2	4	3	0	4	-44
		5	1	2	1	4	0	
		6	4	1	0	6	4	
		1	0	4	6	3	0	-1
		0	6	2	1	1	0	
		4	3	1	1	4	0	
		0	1	4	5	6	0	
=	I	0	2	2	0	7	4	
•	I _{15×15}	0	3	1	3	3	0	
		0	. 1	4	4	5	4	
		6	2	2	1	2	0	
		3	1	5	0	5	0	
		3	4	2	4	2	0	
		1	6	1	2	1	0	
		4	5	0	6	0	4	
						•		

Fig. 9 Parity-check matrix of a (31,16) $d_{min} = 6$ code

I_{13×13} ŋ

Fig. 10 Parity-check matrix of a (45,32) $d_{min} = 6$ code

								_
		1	3	0	5	0	4	
		0	7	4	1	5	0	
		4	1	6	0	6	4	
		2	2	7	2	2	0	
		0	0	3	3	1	4	
		0	0	1	4	4	4	
		5	1	0	2	2	4	
		2	6	4	1	1	0	
-	I _{19×19}	4	2	2	4	5	0	
		3	0	1	6	3	0	
		4	5	0	2	1	0	
	×)	6	0	4	0	0	4	
		7	2	2	3	0	0	
		3	5	1	2	4	0	
		1	4	4	5	2	0	
		1	5	2	4	4	4	
		0	4	5	1	2	0	
		4	0	2	6	4	0	
		2	2	1	2	3	0	
		•						

Fig. 11 Parity-check matrix of a (35,16) $d_{min} = 8$ code

Fig. 12 Parity-check matrix of a (51,32) d_{min} = 8 code

code
œ
11
d
(86,64)
of a
matrix
Parity-check
3

0	4	0	0	4	3	0	0	4	0	4	0	4	4	0	4	4	0	4	0	4	4
ın	7	2	-	9	0	7	2	0	-	4	3	7	4	7	3	0	_	0	7	3	9
4	-	7	-	2	4	3	9	2	3	7	-	9	4	9	3	7	4	9	9	2	3
0	0	7	9	7	ю	S	9	3	2	9	23	-	4	2	1	4	9	7	3	7	0
9	3	8	S	7	23	2	9	7	_	0	7	S	0	9	2	7	_	4	0	4	4
-	0	-	0	o	7	0	4	9	2	1	S	9	9	9	3	0	-	0	_	4	23
0	0	0	0	4	9	10	1	4	9	7	7	33	-	0	0	0	4	2	_	0	0
0	4	9	s	-	4	9	7	7	3	-	0	G	0	4	2	1	0	0	0	0	0
7	1	0	4	2	2	ы	3	4	9	7	4	4	_	4	0	0	9	0	0	4	2
9	2	3	г	4	4	C1	7	4	4	2	3	2	0	N	2	0	9	3	7	7	2
0	0	4	9	3	7	0	4	7	2	2	1	0	4	9	7	7	7	7	7	3	-
2	7	2	0	0	9	2	2	2	0	4	9	3	23	7	3	3	7	ı,	0	0	4
ъ	7	4	9	2	2	2	2	0	7	3	4	4	3	4	0	1	1	2	2	3	vo
8	1	7	7	3	7	2	9	3	2	2	П	0	7	4	7	9	4	2	9	3	9
9	г	S	7	4	3	ъ	0	7	23	4	4	7	7	0	7	-1	0	3	2	3	9
0	4	9	3	-	0	4	9	3	S	7	2	9	7	7	3	2	2	7	**	2	-
7	7	0	0	4	2	7	7	2	0	2	1	2	_	2	2	0	9	3	2	0	9
2	7	4	2	2	8	1	4	7	4	9	9	23	0	2	2	4	7	3	0	4	3
0	4	9	3	2	2	-	4	2	1	4	2	_	0	0	0	4	9	7	7	23	-
7	8	7	2	2	7	1	0	4	2	9	4	2	2	2	2	1	7	7	4	2	9
9	7	2	7	2	4	2	2	9	-	0	9	8	23	3	п	9	1	4	4	9	2
S	2	9	1	7	9	23	м	3	4	7	9	1	7	4	0	2	2	0	2	0	7
											~ 1										
											,22×22										
										-	•										

Fig. 14

0	4	0	0	0	4	4	4	4	4	4	4	0	0	4	0	0	0	0	0	0	.4	0	0	4
4	9	S	4	7	S	0	0	0	0	0	4	4	9	-	7	1	0	0	9	2	3	7	7	-
0	7	7	М	7	-	7	-	7	3	u.	7	7	7	0	2	2	0	0	0	4	4	9	7	4
7	-	7	ч	4	0	0	4	7	S	9	-	0	0	7	-	4	4	9	7	ы	П	7	-	4
0	4	7	-	4	7	S	9	3	_	0	0	0	4	9	7	7	2	1	0	0	4	7	1	0
7	9	7	3	9	7	S	0	0	4	7	7	-	2	7	1	0	9	4	4	7	4	0	0	9
0	0	4	9	3	1	0	4	7	S	9	7	7	3	7	0	0	0	0	4	7	1	4	7	7
9	3		4	C	9	7	7	ы	ы	ы	-	4	4	4	4	0	9	7	4	7	7	4	0	4
S	3	0	S	3	o	0	0	4	9	ы	S	9	9	7	-	S	ы	2	7	0	4	9	7	-
"	S	C4	۲.	2	4	4	9	7	3	S	0	4	0	0	0	0	7	3	-	4	7	3	7	S
3	٥.	0	٦	3	1	ч	2	4	٦	7	S	9	7	7	4	4	7	0	7	0	4	7	-	9
7	4	7	4	9	7	7	-	0	0	S	3	0	0	Ŋ	7	7	4	7	0	7	4	9	3	0
0	0	0	4	9	7	3	S	9	3	2	7	1	0	0	0	4	2	7	4	9	7	7	ъ	7
4	9	7	3	Ň	9	3	S	7	7	0	0	0	4	7	-	4	9	7	7	3	1	0	0	0
4	7	ស	9	3	-	4	7	1	0	0	4	9	7	7	3	7	0	0	4	9	3	Ŋ	7	7
7	7	0	3	4	3	1	0	1	0	7	7	4	9	S	7	4	-	9	S	7	0	1	C1	7
7	0	1.	7	7	7	0	1	7	4	7	1	0	3	9	0	4	4	2	-	0	4	S	7	3
0	4	~		4	7	1	4	9	7	7	3	-	4	7	S	۲,	1	4	9	3	7	4	7	П
7	0	`	+ +	4	7	S	-	1	3	7	4	2	0	3	0	9	7	1	0	9	7	0	4	9
2	7	1	9	7	0	9	1	4	0	4	2	-	9	2	0	5	4	0	7	S	9	1	7	2
1	4	8	0	0	7	4	3	0	1	4	7	1	7	4	9	3	٥	4	3	2	7	4	7	7
7	0	4	0	0	7	0	0	0	3	0	2	0	S	7	4	2	3	2	7	4	2	1	9	٧

I_{25×25}

1. Introduction

The Bose, Chaudhuri and Hocquenghem (BCH) codes form a large class of random-error correcting cyclic codes [1-4]. For any positive integers $m (m \ge 3)$ and $t (t < 2^{m-1})$, there exists a binary t-error-correcting BCH code of length $n = 2^m$ - 1 and no more than m parity-check bits. BCH codes or shortened BCH codes are widely used for error control in data storage and communication systems. In this report, we present some shortened BCH codes for possible applications to large IC random-access memory systems. These codes are given by their parity-check matrices. Encoding and decoding of these codes are discussed.

2. Encoding and Decoding of Linear Block Codes

An (n, k) linear block code is specified by either a $k \times n$ generator matrix G or an $(n-k)\times k$ parity-check matrix H. In systematic form, the generator and parity-check matrices have the following forms:

$$G = \begin{bmatrix} P & I_k \end{bmatrix}$$

$$\begin{bmatrix} b_{00} & b_{01} & \cdots & b_{0,n-k-1} & 1 & 0 & 0 & \cdots & 0 \\ b_{10} & b_{11} & \cdots & b_{1,n-k-1} & 0 & 1 & 0 & \cdots & 0 \\ \vdots & \vdots & \ddots & \ddots & \ddots & \ddots & \vdots \\ \vdots & \vdots & \ddots & \ddots & \ddots & \ddots & \vdots \\ b_{k-1,0} & b_{k-1,1} & \cdots & b_{k-1,n-k-1} & 0 & 0 & 0 & \cdots & 1 \\ \end{bmatrix}$$

and